PC100 Registered DIMM(168pin) Intel Type Rev1.2 SPD Specification(64Mb D-die base)

Rev. 0.0 July 1999



SERIAL PRESENCE DETECT

M377S0823DT3-C1H/C1L(1.2ver)

Organization: 8MX72Composition: 8MX8 *9

• Used component part # : K4S640832D-TC1H/C1L

of rows in module : 1 row# of banks in component : 4 banks

• Feature: 1,500 mil height & double sided component

• Refresh : 4K/64ms

• Contents :

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
0	# of bytes written into serial memory at module manufacturer	128	oytes	8	30h	
1	Total # of bytes of SPD memory device	256bytes	s (2K-bit)	(08h 04h 0Ch 09h 01h 48h 00h 01h A0h A0h 60h 02h 80h 08h	
2	Fundamental memory type	SDF	RAM	()4h	
3	# of row address on this assembly	1	2	C)Ch	1
4	# of column address on this assembly	ę	9	()9h	1
5	# of module Rows on this assembly	1 R	low	()1h	
6	Data width of this assembly	72	bits	4	l8h	
7	Data width of this assembly		-	(00h	
8	Voltage interface standard of this assembly	LV	ΓTL	()1h	
9	SDRAM cycle time from clock @CAS latency of 3	10ns	10ns	A0h	A0h	2
10	SDRAM access time from clock @CAS latency of 3	6ns	6ns	60h	60h	2
11	DIMM configuraion type	EC	CC			
12	Refresh rate & type	15.625us, supp	oort self refresh			
13	Primary SDRAM width	x	8			
14	Error checking SDRAM width	x8		08h		
15	Minimum clock dealy for back-to-back random column address	tCCD =	: 1CLK	01h		
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 8	& full page	8Fh		
17	SDRAM device attributes : # of banks on SDRAM device	4 ba	anks	04h		
18	SDRAM device attributes : CAS latency	2 (& 3	06h		
19	SDRAM device attributes : CS latency	0 0	LK	06h 01h		
20	SDRAM device attributes : Write latency	0 C	CLK			
21	SDRAM module attributes	, and the second	uffered DQM, ontrol inputs	01h 1Fh		
22	SDRAM device attributes : General	+/- 10% volta Burst Read S precharge all, a				
23	SDRAM cycle time @CAS latency of 2	10ns	12ns	A0h	C0h	2
24	SDRAM access time @CAS latency of 2	6ns	7ns	60h	70h	2
25	SDRAM cycle time @CAS latency of 1	-	-	00h	00h	2
26	SDRAM access time @CAS latency of 1	-	-	00h	00h	2
27	Minimum row precharge time (=tRP)	20ns	20ns	14h	14h	
28	Minimum row active to row active delay (tRRD)	20ns	20ns	14h	14h	
29	Minimum RAS to CAS delay (=tRCD)	20ns	20ns	14h	14h	
30	Minimum activate precharge time (=tRAS)	50ns	50ns	32h	32h	
31	Module Row density	1 Row o	of 64MB	32h 32h 10h		
32	Command and Address signal input setup time	1 Row of 64MB 10h 2ns 20h		20h		
33	Command and Address signal input hold time			0h		
34	Data signal input setup time	21	ns	2	20h	



SERIAL PRESENCE DETECT INFORMATION

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
35	Data signal input hold time		1ns	10)h	
36~61	Superset information (maybe used in future)		-	00	-1H	
62	SPD data revision code	Current releas	se Intel spd 1.2A	12	2h	
63	Checksum for bytes 0 ~ 62		-	36h	66h	
64	Manufacturer JEDEC ID code	Sar	msung	CI	Eh	
65~71	Manufacturer JEDEC ID code	Sar	msung	00	Oh	
72	Manufacturing location	Onyar	ng Korea	0.	1h	
73	Manufacturer part # (Memory module)		M	4[Oh	
74	Manufacturer part # (DIMM configuration)	3 Blank		33h		
75	Manufacturer part # (Data bits)	3		20	Oh	
76	Manufacturer part # (Data bits)			7h		
77	Manufacturer part # (Data bits)			37h		
78	Manufacturer part # (Mode & operating voltage)		S	53h		
79	Manufacturer part # (Module depth)		0	30h		
80	Manufacturer part # (Module depth)			38h		
81	Manufacturer part # (Refresh, # of banks in Comp. & inter-			32h		
82	Manufacturer part # (Composition component)			33h		
83	Manufacturer part # (Component revision)		D	44	4h	
84	Manufacturer part # (Package type)		Т	54	4h	
85	Manufacturer part # (PCB revision & type)	3 33h D 44h T 54h 3 33h "-" 2Dh C 43h				
86	Manufacturer part # (Hyphen)	,	" - "	53h 30h 38h 32h 33h 44h 54h 33h 2Dh 43h 31h 31h 48h 4Ch 20h 33h 44h		
87	Manufacturer part # (Power)		С	43	3h	
88	Manufacturer part # (Minimum cycle time)	1	1	31h	31h	
89	Manufacturer part # (Minimum cycle time)	Н	L	48h	4Ch	
90	Manufacturer part # (TBD)	В	lank	20)h	
91	Manufacturer revision code (For PCB)		3	33h		
92	Manufacturer revision code (For component)	D (5th Gen.)		44h		
93	Manufacturing date (Week)	-		-		3
94	Manufacturing date (Year)			-	3	
95~98	Assembly serial #		-		-	4
99~125	Manufacturer specific data (may be used in future)	Und	defined		-	5
126	System frequency for 100MHz	100	0MHz	64	4h	
127	Intel Specification details	Detailed 100	MHz Information	8Fh	8Dh	
128+	Unused storage locations	Und	defined		-	5

Note: 1. The bank select address is excluded in counting the total # of addresses.

- 2. This value is based on the component specification.
- 3. These bytes are programmed by code of Date Week & Date Year with BCD format.
- 4. These bytes are programmed by Samsung 's own Assembly Serial # system. All modules may have different unique serial #.
- 5. These bytes are Undefined and can be used for Samsung's own purpose.



SERIAL PRESENCE DETECT

M377S1620DT3-C1H/C1L(1.2ver)

Organization: 16MX72Composition: 16MX4 *18

• Used component part #: K4S640432D-TC1H/C1L

of rows in module : 1 row# of banks in component : 4 banks

• Feature: 1,700 mil height & double sided component

• Refresh : 4K/64ms

• Contents :

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
0	# of bytes written into serial memory at module manufacturer	128	oytes	8	30h	
1	Total # of bytes of SPD memory device	256bytes	s (2K-bit)	(08h	
2	Fundamental memory type	SDF	RAM	()4h	
3	# of row address on this assembly	1	2	()Ch	1
4	# of column address on this assembly	1	0	()Ah	1
5	# of module Rows on this assembly	1 F	Row	()1h	
6	Data width of this assembly	72	bits	4	18h	
7	Data width of this assembly		-	(00h	
8	Voltage interface standard of this assembly	LV	ΓΤL	()1h	
9	SDRAM cycle time from clock @CAS latency of 3	10ns	10ns	A0h	A0h	2
10	SDRAM access time from clock @CAS latency of 3	6ns	6ns	60h	60h	2
11	DIMM configuraion type	EC	CC	()2h	
12	Refresh rate & type	15.625us, supp	oort self refresh		30h	
13	Primary SDRAM width	x	4	04h		
14	Error checking SDRAM width	x4		04h		
15	Minimum clock dealy for back-to-back random column address	tCCD =	= 1CLK	()1h	
16	SDRAM device attributes : Burst lengths supported	1, 2, 4, 8 8	& full page	8	3Fh	
17	SDRAM device attributes : # of banks on SDRAM device	4 ba	anks	()4h	
18	SDRAM device attributes : CAS latency	2	& 3	(06h	
19	SDRAM device attributes : CS latency	0.0	CLK	()1h	
20	SDRAM device attributes : Write latency	0.0	CLK	()1h	
21	SDRAM module attributes	address & con	uffered DQM, atrol inputs and rd PLL	01h 1Fh		
22	SDRAM device attributes : General	Burst Read S	ige tolerance, ingle bit Write auto precharge	(01h 01h	
23	SDRAM cycle time @CAS latency of 2	10ns	12ns	A0h	C0h	2
24	SDRAM access time @CAS latency of 2	6ns	7ns	60h	70h	2
25	SDRAM cycle time @CAS latency of 1	-	-	00h	00h	2
26	SDRAM access time @CAS latency of 1	-	-	00h	00h	2
27	Minimum row precharge time (=tRP)	20ns	20ns	14h	14h	
28	Minimum row active to row active delay (tRRD)	20ns	20ns	14h	14h	
29	Minimum RAS to CAS delay (=tRCD)	20ns	20ns	14h	14h	
30	Minimum activate precharge time (=tRAS)	50ns	50ns	32h	32h	
31	Module Row density	1 Row o	f 128MB	2	20h	
32	Command and Address signal input setup time	21	ns	2	A0h C0h 60h 70h 00h 00h 14h 14h 14h 14h 14h 14h	
33	Command and Address signal input hold time	11	ns		60h 70h 00h 00h 00h 14h 14h 14h 14h 14h 14h 32h 32h 20h	
34	Data signal input setup time	21	ns	2	20h	



SERIAL PRESENCE DETECT INFORMATION

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
35	Data signal input hold time		1ns	10	Oh	
36~61	Superset information (maybe used in future)		-	00	Oh	
62	SPD data revision code	Current release	se Intel spd 1.2A	1:	2h	
63	Checksum for bytes 0 ~ 62		-	3Fh	6Fh	
64	Manufacturer JEDEC ID code	Sar	msung	CEh		
65~71	Manufacturer JEDEC ID code	Sar	msung	00	Oh	
72	Manufacturing location	Onyai	ng Korea	0.	1h	
73	Manufacturer part # (Memory module)		M	4Dh		
74	Manufacturer part # (DIMM configuration)		3	33	3h	
75	Manufacturer part # (Data bits)	В	lank	20	Oh	
76	Manufacturer part # (Data bits)	7 37h 7 37h		7h		
77	Manufacturer part # (Data bits)			37h		
78	Manufacturer part # (Mode & operating voltage)		S	53h		
79	Manufacturer part # (Module depth)	S 1		31h		
80	Manufacturer part # (Module depth)	6 36h		6h		
81	Manufacturer part # (Refresh, # of banks in Comp. & inter-	2		32h		
82	Manufacturer part # (Composition component)	2 32h 0 30h		Oh		
83	Manufacturer part # (Component revision)		D	44	4h	
84	Manufacturer part # (Package type)		Т	54	4h	
85	Manufacturer part # (PCB revision & type)		7 37h S 53h 1 31h 6 36h 2 32h 0 30h D 44h			
86	Manufacturer part # (Hyphen)	1	" - "	2[Oh	
87	Manufacturer part # (Power)		С	43	3h	
88	Manufacturer part # (Minimum cycle time)	1	1	31h	31h	
89	Manufacturer part # (Minimum cycle time)	Н	L	48h	4Ch	
90	Manufacturer part # (TBD)	В	lank	20)h	
91	Manufacturer revision code (For PCB)		3	33h		
92	Manufacturer revision code (For component)	D-die (5th Gen.)		44h		
93	Manufacturing date (Week)	-		-		3
94	Manufacturing date (Year)			-	3	
95~98	Assembly serial #		-	,	-	4
99~125	Manufacturer specific data (may be used in future)	Und	defined		-	5
126	System frequency for 100MHz	10	0MHz	64	4h	
127	Intel Specification details	Detailed 100l	MHz Information	8Fh	8Dh	
128+	Unused storage locations	Und	defined	,	-	5

Note: 1. The bank select address is excluded in counting the total # of addresses.

- 2. This value is based on the component specification.
- 3. These bytes are programmed by code of Date Week & Date Year with BCD format.
- 4. These bytes are programmed by Samsung 's own Assembly Serial # system. All modules may have different unique serial #.
- 5. These bytes are Undefined and can be used for Samsung's own purpose.

